Instruction set - PDFSEARCH.IO - Document Search Engine

Instruction set
Results: 2494

#	Item
131	TRENDS IN HARDWARE FOR GEOGRAPHIC INFORMATION SYSTEMS Jack Dangermond Scott Morehouse Environmental Systems Research Institute 380 New York Street Add to Reading List Source URL: mapcontext.com Language: English - Date: 2008-08-30 00:31:44 Classes of computers Computer workstations Advanced RISC Computing MIPS Technologies Parallel computing Workstation MIPS instruction set Operating system Minicomputer File server ArcInfo Computer cluster
132	Security Analysis of x86 Processor Microcode Daming D. Chen Gail-Joon Ahn Arizona State University Add to Reading List Source URL: www.dcddcc.com Language: English - Date: 2016-08-05 04:38:17 Central processing unit Microcode Advanced Micro Devices X86-64 Instruction set Superscalar processor Microprocessor Microarchitecture X86 Micro-operation Firmware Intel Core
133	RISC-V on Sakura-G Advisor(s): Thomas Unterluggauer Institute for Applied Information Processing and Communications (IAIK) Graz University of Technology, Austria Motivation Add to Reading List Source URL: www.iaik.tugraz.at Language: English - Date: 2015-09-08 06:00:03 Instruction set architectures Reconfigurable computing Fabless semiconductor companies Xilinx Field-programmable gate array RISC-V Reduced instruction set computing
134	Adaptive and Reflective Middleware and OS Services for Mobile Applications Managing Power in Dynamic Distributed Environments through cross-layer adaptation Add to Reading List Source URL: mesl.ucsd.edu Language: English - Date: 2009-06-15 02:14:42 Instruction set architectures PowerPC 600 PowerPC Middleware
135	PDF Document Add to Reading List Source URL: bcroad.org Language: English - Date: 2016-02-25 10:40:11 Parks in Lincoln Nebraska Atmel AVR instruction set
136	Paper Title (use style: paper title) Add to Reading List Source URL: mesl.ucsd.edu Language: English - Date: 2012-04-03 01:39:08 Central processing unit Microprocessors Microcomputers Telecommunications engineering Clock signal Instruction set
137	Relaxed memory models must be rigorous ˇ c´ık3 Susmit Sarkar2 Francesco Zappa Nardelli1 Peter Sewell2 Jaroslav Sevˇ Luc Maranget1 Mark Batty2 Jade Alglave1 1 Add to Reading List Source URL: www0.cs.ucl.ac.uk Language: English - Date: 2012-09-10 07:41:00 Instruction set architectures Computer memory X86 architecture X86-64 Java memory model X86 Memory barrier Spinlock Memory ordering Low-level programming language Itanium ARM architecture
138	the AVOCABO VOCABULARY SERIES Exercise 33-1 Clarity vs Confusion Words Sort the list words into the appropriate column depending on whether the words denote clarity/clarifying or confusion/confounding. (21 marks) Add to Reading List Source URL: www.bookhooks.com Language: English - Date: 2005-07-31 20:53:12 Egyptian hieroglyphs Instruction set
139	Chapter 1 Performance Measures Reading: The corresponding chapter in the 2nd edition is Chapter 2, in the 3rd edition it is Chapter 4 and in the 4th edition it is Chapter 1. When selecting a computer, there are differen Add to Reading List Source URL: eceweb.ucsd.edu Language: English - Date: 2015-07-31 19:30:10 Central processing unit Clock signal Computer performance Instruction set architectures Cycles per instruction Rates MIPS instruction set Instructions per second Clock rate CPU time Protection ring Computer

UPDATE